Please use this identifier to cite or link to this item:
Title: Synthesis of analog IC building blocks
Researcher: Kansal, Alpana
Guide(s): Shekhar, Chandra
Keywords: Engineering and Technology,Engineering,Engineering Electrical and Electronic
IC Building Blocks
Low Noise
Synthesis of Analog
University: Thapar Institute of Engineering and Technology
Completed Date: 2010
Abstract: A new methodology based on the concept of figure of merit that includes the three performance parameters, namely input-referred noise, differential dc voltage gain and unity-gain bandwidth, has been proposed for synthesizing optimal performance differential input-stage amplifiers and second stage amplifier under the constraints of area. This concept has been validated with examples both at low and medium frequencies. The four different figures of merit proposed for different structures and in different frequency domains peak at certain values of relative area allocation to the input transistors in the range of 62 % to 92 % of the available area. The peak achievable value of the figure of merit is a function of both area and power. However, at low frequencies, it is independent of biasing current (and hence power) subject to a minimum current (and hence a minimum power) required to keep all the transistors biased in the saturation region. It is observed that the differential dc voltage gain, unity-gain bandwidth and input-referred noise achieved at peak figure of merit are very close to their best individually achievable values. The study also highlights that the total band noise for a given area is practically independent of relative allocation of areas between the input and load transistors and also does not vary significantly with the total area assigned to the circuit at medium frequencies. Incorporating the above ideas, a CAD tool has been developed in C/C++, for the synthesis of differential amplifiers. The tool has been tested for 2400 design-syntheses with dc power varying from 100 µW to 1000 µW, differential dc voltage gain in the range of 10 1000 V/V, unity-gain bandwidth in the range of 1 100 MHz, and input-referred noise in the range of 1 20 nV/rtHz. The synthesized circuits are mainly governed by power and noise. At a constant power, area required increases exponentially with the requirement of reduced input-referred noise.
Pagination: xvi, 112p.
Appears in Departments:Department of Electronics and Communication Engineering

Files in This Item:
File Description SizeFormat 
file10(chapter 7).pdfAttached File62.42 kBAdobe PDFView/Open
file11(reference).pdf125.38 kBAdobe PDFView/Open
file1(title).pdf49.82 kBAdobe PDFView/Open
file2(certificate).pdf114.38 kBAdobe PDFView/Open
file3(preliminary pages).pdf155.88 kBAdobe PDFView/Open
file4(chapter 1).pdf60.72 kBAdobe PDFView/Open
file5(chapter 2).pdf109.79 kBAdobe PDFView/Open
file6(chapter 3).pdf232.81 kBAdobe PDFView/Open
file7(chapter 4).pdf534.24 kBAdobe PDFView/Open
file8(chapter 5).pdf886.65 kBAdobe PDFView/Open
file9(chapter 6).pdf1.01 MBAdobe PDFView/Open

Items in Shodhganga are protected by copyright, with all rights reserved, unless otherwise indicated.