Please use this identifier to cite or link to this item: http://hdl.handle.net/10603/230323
Title: Design and implementation of efficient structures for digital interpolators
Researcher: Ratan, Rajeev
Guide(s): Sharma, Sanjay and Kohli, Amit Kumar
Keywords: Comb Filter
Discrete Time Signal Processing
Engineering and Technology,Engineering,Engineering Electrical and Electronic
Interpolator
Multirate Signal Processing
University: Thapar Institute of Engineering and Technology
Completed Date: 2013
Abstract: To fulfill the ever increasing demand of modern electronic devices operating at the different sampling rates, the interest has touched its zenith in the up-sampling based discrete-time signal processing techniques, which can be incorporated by using the efficient digital interpolators. In this research work, the digital interpolators have been implemented efficiently and effectively using the field programmable gate arrays (FPGA) technology. It has also been demonstrated that how performance of the digital interpolators can be improved by using different techniques at the different sampling rates. First, the cascaded integrator comb (CIC) filters with compensation have been proposed using FPGA, and the results have been investigated for the different wireless standards. These results demonstrate that the logic utilization for global system for the mobile communication (GSM), wideband code division multiple access (WCDMA) and worldwide interoperability for the microwave access (WiMax) is 93%, 43% and 51% respectively. The worst case set up time for GSM, WCDMA and WiMax is 20.89 ns, 20.58 ns and 7.50 ns respectively. The worst case clock-to-output time for GSM, WCDMA and WiMax is 6.66 ns, 7.01 ns and 6.79 ns respectively. From the acquired results, it is evident that the CIC filters are efficient for the low-cost applications because the multipliers are not required in its implementation. Due to the absence of multipliers, they exhibit relatively fast response as compared to the conventional technology. However, the pass-band droop present in the CIC filters confine the scope of its practical applications. By employing compensation and multi-stage techniques, the response of CIC filter in the pass-band can be significantly improved, but at the cost of escalated hardware requirement and the computational complexity. For comparison purpose, the CIC filters have been implemented with and without compensation using the FPGA technology.
Pagination: xxiii, 160p.
URI: http://hdl.handle.net/10603/230323
Appears in Departments:Department of Electronics and Communication Engineering

Files in This Item:
File Description SizeFormat 
file10(publications).pdfAttached File181.2 kBAdobe PDFView/Open
file11(references).pdf429.49 kBAdobe PDFView/Open
file1(title).pdf93.4 kBAdobe PDFView/Open
file2(certificate).pdf161.79 kBAdobe PDFView/Open
file3(preliminary pages).pdf461.32 kBAdobe PDFView/Open
file4(chapter 1).pdf302.69 kBAdobe PDFView/Open
file5(chapter 2).pdf3.96 MBAdobe PDFView/Open
file6(chapter 3).pdf1.75 MBAdobe PDFView/Open
file7(chapter 4).pdf1.78 MBAdobe PDFView/Open
file8(chapter 5).pdf1.16 MBAdobe PDFView/Open
file9(chapter 6).pdf107.58 kBAdobe PDFView/Open


Items in Shodhganga are protected by copyright, with all rights reserved, unless otherwise indicated.