

**ALGORITHM AND ARCHITECTURE DESIGN  
OF DDS SYNTHESIZERS FOR IMPROVED  
PERFORMANCE OF PLL**

**A THESIS**

**SUBMITTED IN FULFILLMENT OF THE REQUIREMENT**

**FOR THE AWARD OF DEGREE OF**

**DOCTOR OF PHILOSOPHY**

**IN**

**ELECTRONICS AND COMMUNICATION ENGINEERING**

**BY**

**GOVIND SINGH PATEL**

**SUPERVISOR**

**Dr. SANJAY SHARMA**

**(PROFESSOR & HEAD)**



**ELECTRONICS AND COMMUNICATION ENGINEERING DEPARTMENT**

**THAPAR UNIVERSITY, PATIALA-147004 (INDIA)**

**2015**