

REFERENCES

- [1] B. G. Goldberg, *Digital frequency synthesis demystified*. 3rd ed., USA, LLH Technology Publishing, 1999.
- [2] G. C. Hsich and J. C. Hung, "Phase locked loop techniques-a survey," *IEEE Trans. Ind. Electron.*, vol. 43, no. 6, pp. 609-616, December 1996.
- [3] V. Prasad and C. Sharma, "A review of phase locked loop," *Int. J. Emerging Tech. & Advanced Eng., Bangalore*, vol. 2, no. 6, pp. 2250-2459, June 2012.
- [4] K. Lata and M. Kumar, "All digital phase-locked loop: a survey," *Int. J. Future Computer & Commun.*, vol. 2, no. 6, pp. 551-555, December 2013.
- [5] B. D. Smedt and G. Gielent, "Nonlinear behavioural modeling and phase noise evaluation in phase locked loops," in *Proc. IEEE Custom Integrated Circuits Conf., ESAT-MICAS., Santa Clara, CA*, pp. 53-56, 11-14 May 1998.
- [6] H. C. Chang, "Phase noise in self-injection-locked oscillators-theory and experiment," *IEEE Trans. Microw. Theory Technique.*, vol. 51, no. 9, pp. 1994-1999, September 2003.
- [7] M. Juan, A. Ruiz, L. M. Pozas, E. D. Valdeiglesias, A. M. Martir, I. M. Fernandez, and J. O. Rubio, "Frequency locked loop architecture for phase noise reduction in wideband low-noise microwave oscillators," in *Proc. IET Microw., Antennas Propag., Malaga, Spain*, vol. 7, no. 11, pp. 869-875, 20 August 2013.
- [8] P. K. Runge, "Phase-Locked Loops with signal injection for increased pull-in range and reduced output phase jitter," *IEEE Trans. Commun.*, vol. 24, no. 6, pp. 636-644, June 1976.
- [9] K. Takagi, "A study on phase-noise reduction method in phase-locked loop systems," *IEEE Trans. Ultrason., Ferroelectr., Freq. Control.*, vol. 50, no. 9, pp. 1207-1209, September 2003.

- [10] C. Wicpalek, T. Mayert, L. Maurert, U. Vollenbruchl, Y. Liu, and A. Springer, "Analysis and measurement of spurious emission and phase noise performance of an RF all-digital phase locked loop using a frequency discriminator," in *Proc. IEEE Int. Microw. Symp. Microw. Symp.*, pp. 2205-2208, June 2007.
- [11] J. P. Sandoz and W. Steenaart, "Performance improvement of a binary quantized all-digital phase-locked loop with a new aided-acquisition technique," *IEEE Trans. Commun.*, vol. 32, no.12, pp. 1269 -1276, December 1984.
- [12] V. F. Kroupa, "Jitter and phase noise in frequency dividers," *IEEE Trans. Instrum. Meas.*, vol. 50, no. 5, pp. 1241-1243, October 2001.
- [13] B. K. Mishra, S. Save, and S. Patil, "Behavior and mathematical modeling of PLL at 450MHz," *Int. J. Comput. & Appl.*, vol. 11, no. 3, pp. 13-20, February 2011.
- [14] A. Telbal, J. M. Noras, M. A. Elal, and B. AlMasharyl, "Jitter minimization in digital transmission using dual phase locked loops," in *Proc. 17th IEEE Int. Conf. Microelectronics, Saudi Arabia*, pp. 270 - 273, 13-15 December 2005.
- [15] A. D. Reis, J. F. Rocha, A. S. Gameiro, and J. P. Carvalho, "Synchronizers based on carrier phase lock loop and on symbol phase lock loop," in *Proc. 15th IEEE Int. Conf. Electron., Circuits Syst., Aveiro*, pp. 279-282, 1-3 September 2008.
- [16] T. H. Kim and B. Kim, "Dual-loop digital PLL design for adaptive clock recovery," in *Proc. IEEE Design Automation Conf., Yokohama*, pp. 347-352, February 1998.
- [17] J. Y. Liao, T. Ton, N. Slattengren, S. Kasapi, K. L. William, H. L. Marks, Y. S. Ng, and T. Lundquist, "Jitter analysis of PLL-generated clock propagation using jitter mitigation techniques with laser voltage probing," *Elsevier, Microelectronics Reliability.*, vol.49, pp. 1127-1131, July 2009.

- [18] M. J. Burbidgea and J. Tijouc, "Towards generic charge-pump phase-locked loop, Jitter estimation techniques using indirect on chip methods," *Integration, VLSI J., Elsevier.*, vol. 40, no. 2, pp. 133-148, February 2007.
- [19] X. Gao, A. M. E. Klumperink, G. Socci, M. Bohsali, and B. Nauta, "Spur reduction techniques for phase-locked loops exploiting a sub-sampling phase detector," *IEEE J. Solid State Circuits.*, vol. 45, no. 9, pp. 1809-1821, September 2010.
- [20] J. Stensby, "VCO sweep-rate limit for a phase-lock loop," *J. Franklin Institute, Elsevier.*, vol. 345, no. 3, pp. 223-236, April 2009.
- [21] L. Jinghui, "Analysis and design of 5 GHz phase locked loop," in *Proc. 7th IEEE Int. Conf. Solid State Integrated Circuits Technol.*, vol.2, pp. 1488-1491, 2004.
- [22] M. S. Sulaiman, T. Dryburgh, and M.I. Elmasry, "A fully integrated 3.3-V, 325-MHz, k 95-ps jitter CMOS PLL," in *Proc. IEEE Int. Conf. Semicond. Electron., Penang, Malaysia*, pp. 67-71, 19-21 December 2002.
- [23] M. V. Paemel, "Analysis of a charge-pump PLL: a new model," *IEEE Trans. Commun.*, vol. 42, no.7, pp. 2490-2498, July 1994.
- [24] M. Tillman and J. Stensby, "Response of a first-order phase locked loop to two sinusoidal inputs," in *Proc. 35th IEEE South Eastern Symp. System Theory., USA*, pp.11-14, 16-18 March 2003.
- [25] S. Gokc, J. A. Jeltama, and C. Gokc, "Adaptively enhanced phase locked loops," in *Proc. IEEE Conf. Control Appl., Toronto*, pp. 1140-1145, August 2005.
- [26] J. Roche, W. Rahajandraibey, L. Zaidy, G. Bracmard, and H. Barthelemy, "A low-noise fast-settling phase locked loop with loop bandwidth enhancement," in *Proc. 6th IEEE Int. Circuit Syst. TAISA Conf., Montreal*, pp.165-168, 22-25 June 2008.

- [27] S. Saito, T. Kato, and S. Nitta, "PLL noise reduction circuit to stabilize the disturbed clock pulse due to noise," in *Proc. IEEE Int. Symp. Electromagnetic Compatibility., Denver*, vol. 2, pp.1004-1009, 24-28 August 1998.
- [28] M. T. Hill and A. Cantoni, "A digital implementation of a frequency steered phase locked loop," *IEEE Trans. Circuits Syst. I, Fundam. Theory Appl.*, vol. 47, no. 6, pp. 818-824, June 2000.
- [29] P. K. Hanumolu, M. Brownlee, and K. Mayaram, "Analysis of charge-pump phase-locked loops," *IEEE Trans. Circuits Syst. I, Reg. Papers.*, vol. 51, no. 9, pp. 1665-1674, September 2004.
- [30] M. Chan, A. Postula, and Y. Ding, "PLLsim-an ultra fast bang-bang phase locked loop simulation tool," in *Proc. IEEE Design Automation Conf., Yokohama*, pp. 74 - 79, 23-26 January 2007.
- [31] M. Stork, "Digital building block for frequency synthesizer and fractional phase locked loops," in *Proc. IEEE Mobile Future Symp. Trends Commun., Bohemia*, pp. 126-129, 26-28 October 2003.
- [32] M. Kumm, H. Klingbeil, and P. Zipf, "An FPGA-based linear all-digital phase-locked loop," *IEEE Trans. Circuits Syst. I, Reg. Papers.*, vol. 57, no.9, pp. 2487-2497, 29 April 2010.
- [33] Q. Zhang, K. Huang, Z. Liu, and Z. Li, "Research and application of all digital phase-locked loop," in *Proc. 2nd IEEE Int. Conf. Intelligent Networks Intelligent Syst., Tianjin*, pp. 122-125, 1-3 November 2009.
- [34] D. C. Larson, "High speed direct digital synthesis techniques and applications," in *Proc. 20th Annu. IEEE Gallium Arsenide Integrated Circuits Symp., Atlanta*, pp. 209-212, 1-4 November 1998.

- [35] D. D. Caro and A. M. Strollo, "High-performance direct digital frequency synthesizers using piecewise-polynomial approximation," *IEEE Trans. Circuits Syst. I, Reg. Papers.*, vol. 52, no. 2, pp. 324-337, February 2005.
- [36] J.M.P. Langlois and D. A. Khalili, "Piecewise continuous linear interpolation of the sine function for direct digital frequency synthesis," in *Proc. IEEE Microw. Symp. Digest., Philadelphia*, vol. 1, pp. 65-68, 8-13 June 2003.
- [37] A. N. Mohieldin, A. A. Emira, and E. S. Sinencio, "A 100-MHz 8-mW ROM-less quadrature direct digital frequency synthesizer," *IEEE J. Solid State Circuits.*, vol. 37, no. 10, pp. 1235-1243, October 2002.
- [38] S. Mortezapour and E. K. F. Lee, "Design of low-power ROM - less direct digital frequency synthesizer using nonlinear digital-to-analog converter," *IEEE J. Solid State Circuits.*, vol. 34, no. 10, pp. 1352-1359, October 1999.
- [39] B. D. Yang, J. H. Choi, S. H. Han, L. S. Kim, and H. K. Yu, "An 800-hz low-power direct digital frequency synthesizer with an on-chip d/a converter," *IEEE J. Solid state circuits.*, vol. 39, no. 5, pp. 761-767, May 2004.
- [40] A. Ashrafi and R. Adhami, "A direct digital frequency synthesizer utilizing quasi-linear interpolation method," in *Proc. 37th IEEE South Eastern Symp., Alabama Univ., USA*, pp. 144-148, 20-22 March 2005.
- [41] A. M. Eltawil and B. Daneshrad, "Piece-wise parabolic interpolation for direct digital frequency synthesis," in *Proc. IEEE Custom Integrated Circuits Conf., Los Angeles*, pp. 401-404, 15 May 2002.
- [42] M. S. Saber, M. Elmasry, and M. E. Abo-Elsoud, "Quadrature direct digital frequency synthesizer using FPGA," in *Proc. IEEE Int. Conf. Comp. Eng. Syst., Cairo*, pp.14-18, 5-7 November 2006.

- [43] L. W. Hsu and D. C. Chang, "Design of direct digital frequency synthesizer with high ROM compression ratio," in *Proc. 12th IEEE Int. Conf. Electron., Circuits Syst., Gammarth*, pp. 1-4. 11-14 December 2005.
- [44] Y. A. Khan, A. Ullah, H. Ali, K. M. Yahya, and N. Ali, "Differential based area efficient ROM-less quadrature direct digital frequency synthesis," in *Proc. IEEE Int. Conf. Emerging Technol., Islamabad*, pp. 81-86, 19-20 October 2009.
- [45] E. M. Hegazi, H. F. Ragaie, and H. Haddara, "A new direct digital frequency synthesizer: architecture for mobile transceivers," in *Proc. IEEE Int. Symp. Circuits Syst., Monterey*, vol. 3, pp.647-650, June 1998.
- [46] J. Vankka, "Methods of mapping from phase to sine amplitude in direct digital synthesis," in *Proc. 50th IEEE Int. Frequency Control Symp., Honolulu*, pp. 942-950, 5-7 June 1996.
- [47] A. L. Bramble, "Direct digital frequency synthesis," in *Proc. Annu. 35th IEEE Freq. Control Symp., Konmouth*, pp. 406-414, 27-29 May 1981.
- [48] J. Nieznanski, "An Alternative Approach to the ROM-less direct digital synthesis," *IEEE J. Solid State Circuits*, vol. 33, no. 1, pp. 169-171, January 1998.
- [49] A. M. Fahim, "Low-power, low-jitter direct digital synthesizer with analog interpolation," in *Proc. IEEE Int. Frequency Control Symp. Exposition., CA, USA*, pp. 766-769, 23-27 August 2004.
- [50] D. E. Calbaza and Y. Savaria, "Direct digital frequency synthesis of low-jitter clocks," *IEEE J. Solid State Circuits.*, vol. 36, no.3, pp. 570 - 572, March 2001.
- [51] D. M. Sampathu, "Implementation of DDFS using Lagrange polynomial approximation," MSc thesis, Electrical Eng., San Diego State University, San Diego, CA, 2011.
- [52] C. Y. Kang and E. E. Swartdander, "A digit-pipelined direct digital frequency synthesis architecture," in *Proc. IEEE Workshop Signal Process. Syst., U.S.A.* pp. 224-229, 27-29 August 2003.

- [53] S. Cheng, J. R. Jensen, R. E. Wallis, and G. L. Weaver, "Further enhancements to the analysis of spectral purity in the application of practical direct digital synthesis," in *Proc. IEEE Int. Frequency Control Symp. Exposition, USA*, pp. 462-469, 23-27 August 2004.
- [54] A. Marques, M. Steyaert, and W. Sansen, "Theory of PLL fractional- N frequency synthesizers," *Wireless Networks, Springer.*, vol. 4, no.1, pp 79-85, 1998.
- [55] M. Stork and P. Kaspar, "Fractional phase-locked loop frequency synthesizer," in *Proc. IEEE Int. Symp. Signals, Circuits Syst., Bohemia*, vol. 1, pp. 129-133, January 2003.
- [56] T. A. D. Riley, N. M. Filiol, Q. Du, and J. Kostamovaara, "Techniques for in-band phase noise reduction in $\Delta\Sigma$ synthesizers," *IEEE Trans. Circuits Syst. II, Analog Digital Signal Process.*, vol. 50, no. 11, pp. 794-803, November 2003.
- [57] F. Zarkeshvari, P. Noel, and T. Kwasniewski, "PLL-based fractional- N frequency synthesizers," in *Proc. 5th Int. Workshop System-on-Chip for Real-Time Applications., Canada*, pp. 85 – 91, 20-24 July 2005.
- [58] M. H. Perrott, M. D. Trott, and C. G. Sodini, "A modeling approach for $\Sigma\Delta$ fractional- N frequency synthesizers allowing straightforward noise analysis," *IEEE J. Solid State Circuits.*, vol. 37, no. 8, pp. 1028-1038, August 2002.
- [59] S. Pamarti, L. Jansson, and I. Galton, "A wideband 2.4-GHz delta-sigma fractional- N PLL with 1-Mb/s in-loop modulation," *IEEE J. Solid State Circuits.*, vol. 39, no. 1, pp. 49-62, January 2004.
- [60] P.E. Su and S. Pamarti, "Mismatch shaping techniques to linearize charge pump errors in fractional- N PLLs," *IEEE Trans. Circuits Syst. I, Reg. Papers.*, vol. 57, no. 6, pp. 1221-1230, June 2010.
- [61] L. Zhang, X. Yu, Y. Sun, W. Rhee, D. Wang, Z. Wang, and H. Chen, "A hybrid spur compensation technique for finite-modulo fractional- N phase-locked loops," *IEEE J. Solid State Circuits.*, vol. 44, no. 11, pp. 2922-2934, November 2009.

- [62] H. Arora, N. Klemmer, J. C. Morizio, and P. D. Wolf, "Enhanced phase noise modeling of fractional-N frequency synthesizers," *IEEE Trans. Circuits Syst. I, Reg. Papers.*, vol. 52, no. 2, pp. 379-395, February 2005.
- [63] C. Venerus and I. Galton, "Delta-sigma FDC based fractional- PLLs," *IEEE Trans. Circuits Syst. I, Reg. Papers.*, vol. 60, no. 5, pp. 1274–1285, 15 November 2012.
- [64] J. Jin, X. Liu, T. Mo, and J. Zhou, "Quantization noise suppression in fractional-N PLLs utilizing glitch-free phase switching multi-modulus frequency divider," *IEEE Trans. Circuits Syst. I, Reg. Papers.*, vol. 59, no. 5, pp. 926-937, May 2012.
- [65] G. L. Kit, K. C. Yee, S. K. Ahmed, and F. A. Hamid, "Behavioral simulation of delta-sigma fractional-N PLL for WIMAX applications," *Int. J. Emerging Technol. & Advanced Eng.*, vol. 2, no. 8, pp.447-455, August 2012.
- [66] T. A. D. Riley, M. A. Copeland, and T. A. Kwasniewski, "Delta-sigma modulation in fractional-N frequency synthesis," *IEEE J. Solid State Circuits.*, vol. 28, no. 5, pp. 553-559, May 1993.
- [67] P.W. Park, D. Park, and S. Cho, "A low-noise and low-power frequency synthesizer using offset phase-locked loop in 0.13- μm CMOS," *IEEE Microw. Wireless Components Let.*, vol. 20, no. 1, pp. 52-54, January 2010.
- [68] K. D. Feng, "Dual reference frequencies for low spur and low phase noise fractional-N frequency phase locked loop," in *Proc. 7th IEEE Int. Conf. ASIC., Guilin*, pp. 1357-1362, 22-25 October 2007.
- [69] H.Y. Jian, Z. Xu, Y. C. Wu, and M. C. F. Chang, "A fractional-N PLL for multiband (0.8–6 GHz) communications using binary-weighted D/A differentiator and offset-frequency SDM," *IEEE J. Solid State Circuits.*, vol. 45, no. 4, pp. 768-780, April 2010.

- [70] C. Y. Yang, J.W. Chen, and M. T. Tsai, "A high-frequency phase-compensation fractional-N frequency synthesizer," in *Proc. IEEE Int. Symp. Circuits Syst., Taiwan*, vol. 5, pp. 5091- 5095, 23-26 May 2005.
- [71] G. Richard and S. Ramaswamy, "Fractional-N phase locked loop design and applications," in *Proc. 7th IEEE Int. Conf. ASIC., Guilin*, pp. 327-333, 22-25 October 2007.
- [72] W. Sun, H. Wen, and L. Gao, "A sigma-delta fractional-N frequency synthesizer based on ADPLL," in *Proc. IEEE Int. Conf. Intelligent Computation Tech. Automation., Changsha*, vol. 1, pp. 340-342, 11-12 May 2010.
- [73] M. Hu, L. Wang, and X. Tang, "A low spurious and small step frequency synthesizer based on PLL-DDS-PLL architecture," in *Proc. 11th IEEE Int. Conf. Commun. Syst., Singapore*, pp. 1471-1474, 19-21 November 2008.
- [74] X. Pu, A. Thomsen, and J. Abraham, "Improving bandwidth while managing phase noise and spurs in fractional-N PLL," in *Proc. Annu. IEEE Symp. VLSI., Montpellier*, pp. 168-172, 7-9 April 2008.
- [75] S. E. Meninger and M. H. Perrott, "Bandwidth extension of low noise fractional-N synthesizers," in *Proc. IEEE Radio Frequency Integrated Circuits Symp., Cambridge*, pp. 211-215. 12-14 June 2005.
- [76] K. Woo, Y. Liu, E. Nam, and D. Ham, "Fast-lock hybrid PLL combining fractional-N and integer-N modes of differing bandwidths," *IEEE J. Solid State Circuits.*, vol. 43, no. 2, pp. 379-389, February 2008.
- [77] K. Woo, Y. Liu, and D. Ham, "Fast-locking hybrid PLL synthesizer combining integer and fractional divisions," in *Proc. IEEE Symp. VLSI Circuits., Harvard University*, pp. 260 - 261, 14-16 June 2007.

- [78] M. A. Ferriss and M. P. Flynn, "A 14 mW fractional-N PLL modulator with a digital phase detector and frequency switching scheme," *IEEE J. Solid State Circuits.*, vol. 43, no. 11, pp. 2464-2471, November 2008.
- [79] X. Pu, A. Thomsen, and J. Abraham, "Improving bandwidth while managing phase noise and spurs in fractional-N PLL," in *Proc. Annu. IEEE Symp. VLSI., Montpellier*, pp. 168-172, 7-9 April 2008.
- [80] C. Fiocchi, F. Maloberti, and G. Torelli, "A sigma-delta based PLL for non-sinusoidal waveforms," in *Proc. IEEE Int. Symp. Circuits Syst., San Diego*, vol.6, pp. 2661-2664, 10-13 May 1992.
- [81] M. Stork, "Digital building block for frequency synthesizer and fractional phase locked loops," in *Proc. 1st IEEE Workshop Mobile Future Symp. Commun., Plzen*, pp. 126-129, 26-28 October 2003.
- [82] Y. Song and Z. Ignjatovic, "Threshold direct synthesis structure for digital delta-sigma modulators," in *Proc. 51st IEEE Midwest Symp. Circuits Syst., Knoxville*, pp. 751-754, 10-13 August 2008.
- [83] W. Rhee, N. Xu, B. Zhou, and Z. Wang, "Fractional-N frequency synthesis: overview and practical aspects with FIR-embedded design," *J. Semiconductor Technol. & Science*, vol.13, no.2, pp. 171-183, April 2013.
- [84] A. E. Oualkadi and D. Flandre, "Systematic HDL design of a SDM fractional-N phase-locked loop for wireless applications," in *Proc. Annu. IEEE Symp. VLSI., Montpellier*. pp. 173-178, 7-9 April 2008.
- [85] A. E. Oualkadi and A. A. Ouahman, "Hardware description language design of $\Delta\Sigma$ fractional-N phase-locked loop for wireless applications," *Int. Scholarly, Scientific Research & Innovation, World Academy of Science.*, vol. 3 , no. 4, pp. 993-1000, 2009.

- [86] Y. Linn, "A methodical approach to hybrid PLL design for high-speed wireless communications," in *Proc. Annu. IEEE Wireless Microw. Technol. Conf., Clearwater beach, FL*, pp. 1-9, 4-5 December 2006.
- [87] A. Bonfanti, F. Amorosa, C. Samori, and A. L. Lacaita, "A DDS-based PLL for 2.4-GHz frequency synthesis," *IEEE Trans. Circuits Syst. II, Analog Digital Signal Process.*, vol. 50, no. 12, pp. 1007-1010, December 2003.
- [88] P. Easwaran, P. Bhowmik, and R. Ghayal, "Specification driven design of phase locked loops," in *Proc. 22nd Int. Conf. VLSI Design., New Delhi*, pp. 569-578, 5-9 January 2009.
- [89] L. R. Limongi, R. Bojoi, C. Pica, F. Profumo, and A. Tenconi, "Analysis and comparison of phase locked loop," in *Proc. IEEE Power Conversion Conf., Nagoya*, pp. 674 - 681, 2-5 April 2007.
- [90] D. R. Moran and J. G. Menoyo, "Novel direct digital synthesizer design for OFDM digital receivers," in *Proc. 9th IEEE European Conf. Wireless Technol., Manchester*, pp. 27-30, 10-12 September 2006.
- [91] T. V. Roon, *PLL Technical notes: the art of Electronics*. Horowitz and Hill, Gernsback Publishing, January 1989.
- [92] R. E. Best, *Phase-locked loops: design, simulation and applications*. 4th ed., McGraw-Hill Professional Engineering, 2003.
- [93] A. Emre, C. Kenn and A. Pietro, "Enhancement of VCO linearity and phase noise by implementing frequency locked loop," in *Proc. IEEE Int. Conf. Eurocon., Warsaw*, pp. 2593-2599, 9-12 September 2007.
- [94] R. Woogeun, A. Herschel, J. Daniel, R. Todd, G. Stacy, and C. Cranford, "A continuously tunable LC-VCO PLL with bandwidth linearization techniques for PCI express Generation applications," *J. Semiconductor Technol. & Science.*, vol.8, no.3, pp. 200-209, September 2008.

- [95] A. Eitan, A. Konstantin, and G. Andrey, "Jamming in wireless network under uncertainty," in *Proc. 7th IEEE Int. Symp. Modeling Optimization Mobile, Ad Hoc, Wireless Networks., Seoul*, vol.16, pp. 1-7, 23-27 June 2009.
- [96] K. Shu, *CMOS PLL synthesizers: Analysis and Design*, Springer, USA, 2005. <http://springeronline.com>.
- [97] M. Perrott, T. Tewksbury, and G. Sodini, "A 27 mW CMOS fractional -N frequency synthesizer using digital compensation for 2.5 Mb/s GFSK modulation," *IEEE J. Solid State Circuits*, vol. 32, pp. 2048-2060, Dec. 1997.
- [98] H. Holma and A. Toskala, *WCDMA for UMTS, radio access for third generation mobile communication*. 3rd ed., John Wiley and Sons, Inc. New York, NY, USA, 2001.
- [99] D. Banerjee, *PLL performance, simulation and design*. 4th ed. Dog Ear Publishing, LLC, August 2006.
- [100] A. Maixm, B. Scott, E. Schneider, M. Hagge, S. Chacko, and D. Stuurca, "A low jitter 125-1250 MHz process independent and ripple poleless 0.18 μ m CMOS PLL based on a sample reset loop filter," *IEEE J. Solid State Circuits*, vol. 36, pp. 1673-1683, Nov. 2001.
- [101] D. Morelli, *Modulating direct digital synthesizer in a FPGA*. VP of Engineering Accelent System Inc, QuickLogic, USA, pp. 143-156, 2008.
- [102] J. A. Webb, "Digital signal generator synthesizer," U.S. Patent no. 3654450, 3 April 1970.
- [103] J. Tierney, C.M. Radar, and B. Gold, "A digital frequency synthesizer," *IEEE Trans. Audio Electroacount.*, vol.19, no. 3, pp-48-57, 1971.
- [104] L. Lin-Hui, L. X. Jin, and L. Zong-Sheng, "A low complexity direct digital frequency synthesizer," in *Proc. 9th IEEE Int. Conf. Solid State Integrated Circuit Technol., Beijing*, pp.1653 -1656, 20-23 October 2008.

- [105] Y. H. Chen and Y. A. Chau, "A direct digital frequency synthesizer based on a new form of polynomial approximations," *IEEE Trans. Consumer Electron.*, vol. 56, no. 2, pp. 436-440, May 2010.
- [106] D. C. Davide and G. M. S. Antonio, "High performance DDS synthesizers using piecewise polynomial approximation," *IEEE Trans. Circuits Syst. I.*, vol. 52, no.2, pp. 324-337, 2005.
- [107] J. Vankka, "Methods of mapping from phase to sine amplitude in DDS," *IEEE Trans. Ultrasonics, Ferroelectrics Frequency Control.*, vol. 44, no. 2, pp.526-534, 1997.
- [108] G. Singh and S. Sharma, "A novel ROM compressed technique for freq. synthesizer," in *Proc. Nat. Conf. VLSI, ITMG, India.*, pp. 39-44, December 2012.
- [109] F. Curticapean, K. I. Palomaki, and J. Nittylahti, "Direct digital frequency synthesizer with high memory compression ratio," in *Proc. 12th IEEE Int. Conf. Electron., Circuits Syst.*, vol.37, no. 21, pp.1275-1277, January 2005.
- [110] R. A. Freeman, "Digital sine conversion circuit for use in direct digital synthesizer," U.S. Patent no. 4809205, February 1989.
- [111] J. G. Proakis, *Digital communications*. 4th ed. Boston, McGraw- Hill, 2001.
- [112] J. S. Lee and X. Yang, "DDFS Technical notes: *Implementing and optimizing a DDFS on FPGA*," pp. 1-13, 10 May 2006.
[//homepages.cae.wise.edu/ece734 project/s06// leeyangReport.pdf](http://homepages.cae.wise.edu/ece734/project/s06//leeyangReport.pdf).
- [113] N. Prasad, A. A. Swain, and K. K. Mahapatra, " FPGA implementation of pipelined CORDIC based quadrature DDFS with improved SFDR," in *Proc. IEEE Int. Conf. Circuits, Power and Computing Technologies, Nagercoil*, pp. 756 -760, 20-21 March 2013.
- [114] F. M. Gardner, "Interpolation in digital modems I. Fundamentals," *IEEE Trans. Commun.*, vol. 41, no. 3, pp. 501-507, March 1993.

- [115] L. Erup, F. M. Gardner, and R. A. Harris, "Interpolation in digital modems II. Implementation and performance," *IEEE Trans. Commun.*, vol. 41, no. 6, pp. 998-1008, June 1993.
- [116] Y. Linn, *Synchronization and receiver structures in digital wireless communications*. Technical notes, Bucaramanga, Colombia, 15-19 August 2006.
- [117] H. Meyr and G. Ascheid, *Synchronization in digital communications*. NY: Wiley, 1990.
- [118] R. L. Peterson, R. E. Ziemer, and D. E. Borth, *Introduction to spread-spectrum communications*. NJ: Prentice Hall, 1995.
- [119] Yai Linn, "A methodical approach to hybrid PLL design for high speed wireless communication," in *Proc. Annu. IEEE Conf. Wireless Microw. Technol., Clearwater Beach, FL*, pp. 1- 9, 4-5 Dec. 2006.
- [120] A. Madiseti, A. Y. kwentus, and A. N. Willson, "A 100-MHz, 16-b direct digital frequency synthesizer with a 100-dBc spurious-free dynamic range," *IEEE J. Solid State Circuits.*, vol 34, no.8, pp.1034-1043, August 1999.
- [121] J. Tierney, C. M. Radre, and B. Gold, "A Digital Frequency Synthesizer," *IEEE Trans. Audio Electroacoustics.*, vol.19 , no. 1, pp. 48-57, March 1971.
- [122] S. M. Ghosh, A.S. Dhar, and S. Bhunia, "Direct digital frequency synthesizer design with modified parabolic method," *Int. J. Soft Computing & Eng.*, vol. 1, no.6, pp. 149-153, January 2012.
- [123] A. Ashrafi, R. Adhami, and A. Milankovic, "A direct digital frequency synthesizer based on the quasi-linear interpolation method," *IEEE Trans. Circuits Syst. I.*, vol. 57, no. 4, pp. 863-872, 03 November 2009.
- [124] D. Soudris, M. Kesoulis, C. Koukourlis, A. Thanailakis, and S. Blionas, "Alternative direct digital frequency synthesizer architectures with reduced memory size," in *Proc. IEEE Int. Symp. Circuits Syst.*, vol. 2, pp.73-76, 25-28 May 2003.

- [125] J. Vankka, "Methods of mapping from phase sine amplitude in direct digital synthesis," *IEEE Trans. Ultrason, Ferroelectr. Freq. Control.*, vol. 44, no. 2, pp. 526–534, March 1997.
- [126] D. D. Caro, E. Napoli, and A. G. M. Strollo, "Direct digital frequency synthesizers with polynomial hyper folding technique," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 51, no. 7, pp. 337–344, July 2004.
- [127] J. M. P. Langlois and D. Al-Khalili, "Low power direct digital frequency synthesizers in 0.18 mm CMOS," in *Proc. IEEE Custom Integrated Circuits Conf.*, pp. 283-286, September 2003.
- [128] A. M. Sodagar and G. R. Lahiji, "A pipelined ROM-less architecture for sine-output direct digital frequency synthesizers using the second order parabolic approximation," *IEEE Trans. Circuit Syst. II, Analog Digital Signal Process.*, vol. 48, no. 9, pp. 850–857, September 2001.
- [129] J. M. P. Langlois and D. Al-Khalili, "Phase to sinusoid amplitude conversion techniques for direct digital frequency synthesis," in *Proc. IEEE Circuit Devices Syst.*, vol. 151, no. 6, pp. 519-528, December 2004.
- [130] G. C. Gielis, R. D. Plassche, and J. V. Valburg, "A 540-MHz 10-b polar-to-cartesian converter," *IEEE J. Solid State Circuits*, vol. 26, no. 11, pp. 1645-1650, November 1991.
- [131] A. Madisetti, A. Y. Kwentus, and A. N. Willson, "A 100-MHz, 16-b, direct digital frequency synthesizer with a 100-dBc spurious-free dynamic range," *IEEE J. Solid State Circuits*, vol. 34, no. 8, pp. 1034 -1043, August 1999.
- [132] A. G. M. Strollo, D. D. Caro, and N. Petra, "A 630 MHz, 76 mW direct digital frequency synthesizer using enhanced ROM compression technique," *IEEE J. Solid State Circuits*, vol. 42, no. 2, pp. 350-360, February 2007.

- [133] A. Ashrafi and R. Adhami, "A direct digital frequency synthesizer utilizing quasi-linear interpolation method," in *Proc. 37th IEEE Southeastern Symp. Syst. Theory.*, pp. 144-148, 20-22 March 2005.
- [134] A. Ashrafi, A. Milenkovic, and R. Adhami, "A 1 GHz direct digital frequency synthesizer based on the quasi-linear interpolation method," in *Proc. IEEE Int. Symp. Circuits Syst.*, pp. 2766-2769, May 2007.
- [135] D. Pellerin and S. Thibault, *Practical FPGA Programming in C*. Prentice Hall, 2005.
- [136] K. Kundert, *Predicting the phase noise of Δ PLL-based frequency synthesizers*. Designer's Guide Consulting, Inc. Version 4, pp. 1-24, March 2012.
- [137] W. Kyoungcho, L. Yong, N. Eunsoo, and H. Donhee, "Fast-lock hybrid PLL combining fractional-N and integer-N modes of differing bandwidths," *IEEE J. Solid State Circuits.*, vol. 43, no. 2, pp.78-82, 2008.
- [138] W. Rhee, N. Xu, B. Zhou, and Z. Wang, "Fractional-N frequency synthesis: overview and practical aspects with FIR-embedded design," *J. Semiconductor Technol. & Science.*, vol.13, no.2, pp. 170-183, 2013.
- [139] F. Herzel, A. S. Osmany, and J. C. Scheytt, "Analytical phase noise modeling and charge pump optimization for fractional-N PLLs," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 57, no. 8, pp. 1914-1924, 17 February 2010.
- [140] A. M. Ibrahim and J. A. Hamadamin, "Noise analysis of phase locked loops," in *Proc. 5th WSEAS Int. Conf. Telecommun. Informatics., Wisconsin*, pp.479-484, 27-29 May 2006.
- [141] M. Stork and P. Kaspar, "Fractional phase-locked loop frequency synthesizer," in *Proc. IEEE Int. Symp. Signals, Circuits Syst.*, vol. 1, pp.129-132, 2003.
- [142] P. K. Hanumolu and K. Mayaram, "Analysis of charge pump phase locked loops," *IEEE Trans. Circuits Syst.*, vol. 51, no. 9, pp. 1665-1674, 2004.

- [143] W. Li and J. Meiners, "Introduction to phase locked loop system modeling," Texas Instruments Incorporated, Analog Application Journal, Dallas, Texas, pp. 1-7, May 2005.
- [144] W. Rhee, B. S. Song, and A. Ali, "A 1.1-GHz CMOS fractional-N frequency synthesizer with a 3-b third-order modulator," *IEEE J. Solid State Circuits.*, vol. 35, no.10, 1453-1460, October 2000.
- [145] M. Perrot, "Fast and Accurate behavioral simulation of fractional -N Freq. synthesizer and other PLL/DLL circuits," in *Proc. 39th Annu. IEEE Design Automation Conf., New Orleans, LA*, pp. 498-503, 2002.
- [146] M. H. Perrott, M. D. Trott, and C. G. Sodini, "A modeling approach for sigma-delta fractional-N frequency synthesizers allowing straightforward noise analysis," *IEEE J. Solid State Circuits.*, vol. 37, no. 8, pp. 1028-1038, 2002.
- [147] A. Telba, J. M. Noras, and M. Abou, "Simulation technique for noise and timing jitter in phase locked loop," in *Proc. 16th IEEE Int. Conf. Microelectronics., Saudi Arabia*, pp. 501-504, 2004.
- [148] A. Bonfanti, F. Amorosa, C. Samori, and A. L. Lacaita, "A DDS based PLL for 2.45 GHz frequency synthesis," *IEEE Trans. Circuits Syst. II. Analog Digital Signal Process.*, vol. 50, no. 12, pp.1007-1010, 2003.