


[26] L Eisen et al., "IBM POWER6 accelerators: VMX and DFU," IBM Journal of


[64] A Kaivani, Liu Han, and Seok-Bum Ko, "Improved design of high-frequency sequential decimal multipliers," *Electronics Letters, The Institute of*
BIBLIOGRAPHY


[76] E Antelo, T Lang, P Montuschi, and A Nannarelli, "Digit-recurrence


[87] S Gonzalez-Navarro, A Nannarelli, Michael J Schulte, and S Tsen, "A


[111] P Soderquist and M Leeser, "Area and Performance Tradeoffs in Floating-


[137] Himanshu Thapliyal and M.B. Srinivas, "VLSI Implementation of RSA


[147] M Ramalatha, K D Dayalan, P Dharani, and S D Priya, "High speed energy


[176] Om Vikas, Deepak Gupta, Aneesh Bhasin, and Sonu Arora, "Vedic
Multiplier with Fast Carry Optimization, "IETE Journal of Research," vol. 51, no. 4, pp. 327-331, August 2005