

LIST OF FIGURE

Figure 1.1	Computation of one level 1-D DWT	2
Figure 1.2	Computation of three level 1-D DWT using pyramid algorithm	6
Figure 1.3.	General block diagram of separable filtering unit (SFU)	10
Figure 1.4	Computation of three level 2-D DWT using pyramid algorithm	11
Figure 1.5	Multilevel level 2-D DWT using folded scheme	12
Figure 3.1	Stripe-based input data-blocks for column-wise lifting DWT	31
Figure 3.2	Time-multiplexed low-pass and high-pass data-blocks folded	31
Figure 3.3	Input (2×2) sized data blocks	32
Figure 3.4	Size of input data-blocks of 3-level parallel lifting 2-D DWT	33
Figure 3.5	Proposed data-access scheme.	34
Figure 3.6	Proposed structure for j -level lifting 2-D DWT	39
Figure 3.7	Structure of J -th processing unit	41
Figure 3.8	Structure of $(i+1)$ -th processing element (PE)	42
Figure 3.9	Function of the lifting Cell (LC)	42
Figure 3.10	Internal structure of scaling Unit	43
Figure.4.1	Block diagram of Radix-4 Booth multiplication	54
Figure.4.2	Radix-4 Booth multiplication based on anti-symmetric coding	55
Figure 4.3	Radix-4 Booth multiplication based on SAPC	57
Figure.4.4	Block diagram of Radix-8 Booth multiplication	59
Figure 4.5	Radix-8 generic Booth multiplier structure based on SAPC	62
Figure 4.6	Block diagram of 4:1 MUX	65

Figure 4.7	Modified logic structure of 4:1 MUX	65
Figure 4.8	Partial product array of Radix-8 Booth multiplier for 12 Bit	67
Figure 4.9	Regular product array of Radix-8 Booth multiplier for 12 Bit	68
Figure 4.10	Proposed Radix-8 Booth multiplier structure for 12-Bit	69
Figure 4.11	Internal structure of $(i+1)$ -th of Booth encoder	71
Figure 4.12	Modified structure of PPS unit	71
Figure 4.13	Bit flow of adder unit of Radix-8 Booth multiplier for 12-Bit.	72
Figure 5.1	Partial product generation unit	82
Figure 5.2	Adder unit of post-truncated Radix-8 Booth multiplier	83
Figure 5.3	Full-parallel structure of N -Point lifting DWT overlapping	89
Figure 5.4	Structure of N -point scalar-vector multiplier unit	89
Figure 5.5	Modified lifting 2-D DWT structure.	91
Figure 5.6	Modified structure of 1-D array	92
Figure 5.7	Internal structure of modified functional element (FE)	92
Figure 5.8	Modified structure of high pass/low pass block	92
Figure 5.9	Structure of computation of J -th level lifting 2-D DWT	93
Figure 5.10	Modified structure of the scaling unit	93
Figure.6.1	LUT contents of W -bit constant multiplication	100
Figure.6.2	LUT contents of 16-Bit constant multiplication	101
Figure 6.3	LUT signed multiplier using symmetric product coding	102
Figure 6.4	LUT contents of signed multiplication using SAPC	102
Figure 6.5	12-Bit signed LUT multiplier using Radix- 2^3 Booth recording	103

Figure 6.6	12-bit signed LUT multiplier using symmetric Booth recording	104
Figure 6.7	12-bit signed LUT multiplier (Symmetric & Anti-symmetric)	105
Figure 6.8	Sign extension scheme of 4-words and 12-bit shift-adder tree	106
Figure 6.9	General block diagram of lifting 1-D DWT using 9/7 filter	107