

BIBLIOGRAPHY

1. **Acharya**, T. and Chakrabarti, C. (2006), “A survey on lifting-based discrete wavelet transform,” *Journal of VLSI Signal Processing*, vol. 42, no. 3, pp. 321–339.
2. **Akansu**, A.N. and Haddad, R.A. (1992), *Multiresolution Signal Decomposition: Transform, Subbands and Wavelets*, Academic Press, New York.
3. **Andra**, K., Chakrabarti, C. and Acharya, T. (2002), “A VLSI architecture for lifting-based forward and inverse wavelet transform,” *IEEE Transactions on Signal Processing*, vol. 50, no. 4, pp. 966–977.
4. **Barua**, S., Carletta, J. E., Kotteri, K. A. and Bell, A. E. (2005), “An efficient architecture for lifting-based two-dimensional discrete wavelet transform,” *Integration The VLSI Journal* , vol. 38, no. 3, pp. 341–352.
5. **Baugh**, C. R. and Wooley, B. A. (1973), “A Two’s Complement Parallel Array Multiplication Algorithm,” *IEEE Transactions on Computers*, vol. 22, pp. 1045–1047.
6. **Besli**, N. and Deshmukh, R.G., (2002), A novel redundant binary signed-digit (RBSD) Booth’s encoding. *In Proceedings of IEEE Southeast Conference*, pp 426–431
7. **Beylkin**, G., Coifman, R. and Rokhlin, V. (1992), *Wavelet in Numerical Analysis in Wavelets and Their Applications*, New York: Jones and Bartlett.
8. **Bhanu**, N. Usha and Chilambuchelvan A.,(2014) High-Speed Systolic VLSI Architecture for 2-D Forward Lifting-Based DWT, *Arabian Journal of Science and Engineering* Vol. 39 pp.6125–6135
9. **Booth**, A. D. (1951), “A signed binary multiplication technique”, *icQuarterly Journal of Mechanics and Applied Mathemats*, vol 4, pp 236-240.
10. **Cao**, X., Peng, C., Wang,Q., and Yu, D.(2006), An efficient VLSI implementation of Distribute architecture for DWT,” in *Proc. IEEE Workshop on Multimedia Signal in* pp.364-367.
11. **Chakrabarti**, C. and Mumford, C. (1996), “Efficient realizations of analysis and synthesis filters based on the 2-D discrete wavelet transform,” in *Proc. IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP)*, vol. 6, pp. 3256–3259.

12. **Chakrabarti**, C. and Vishwanath, M. (1995), "Efficient realization of the discrete and continuous wavelet transforms: from single chip implementations to mappings on SIMD array computers," *IEEE Transactions on Signal Processing*, vol. 43, no. 3, pp. 759–771.
13. **Chao, W., Zhilin, W., Peng, C. and Jie, L.** (2007), "An efficient VLSI architecture for lifting-based discrete wavelet transform," in Proc. *IEEE International Conference on Multimedia and Expo*, pp. 1575 - 1578.
14. **Chen, P.Y.** (2004), "VLSI implementation for one-dimensional Multi-level lifting-based wavelet transform," *IEEE Trans. Comput.*, vol. 53, no. 4, pp. 386–398.
15. **Cheng, C. and Parhi K. K.** (2004), Hardware efficient fast parallel FIR filter structures based on iterated short convolution, *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol.51, no.8, pp.1492-1500.
16. **Cheng, C. and Parhi, K.K.** (2008), "High-speed VLSI implementation of 2-D discrete wavelet transform," *IEEE Transactions on Signal Processing*, vol. 56, no. 1, pp. 393–403.
17. **Cheng, C. C., Huang, C. T., Cheng, C.Y., Lian, C.J. and Chen, L.G.** (2007), "On-chip memory optimization scheme for VLSI implementation of line-based two dimensional discrete wavelet transform," *IEEE Transactions on Circuits and Systems for Video Technology*, vol. 17, no. 7, pp. 814–822.
18. **Chiper, D. F., Swamy, M. N. S., Ahmad, M. O., and Stouraitis, T.** (2005), "Systolic algorithms and a memory-based design approach for a unified architecture for the computation of DCT/DST/IDCT/IDST," *IEEE Transactions on Circuits and Systems-I: Regular Papers*, vol. 52, no. 6, pp. 1125–1137.
19. **Chrysafis, C. and Ortega, A.** (2000), "Line-based, reduced memory, wavelet image compression," *IEEE Transactions on Image Processing*, vol. 9, no. 3, pp. 378–389.
20. **Choubey A and Mohanty, B.K.** (2017), "A Block Based Area- Delay Efficient Architecture for Multi-level Lifting 2-D DWT," *International Journal of Computer Applications*" vol. 169, No.4.
21. **Dai, Q., Chen, X. and Lin, C.** (2004), "A novel VLSI architecture for multidimensional discrete wavelet transform," *IEEE Transactions on Circuits and Systems for Video Technology*, vol. 14, no. 8, pp. 1105–1110.

22. **Darji**, A. D. and Limaye, A. (2014) Memory efficient VLSI Architecture for Lifting-based DWT 978-1-4799-4132-2.
23. **Darji**, Anand D, Kushwah, S Singh, Merchant, Shabbir N. M. and Chandorkar, A. N. (2014), High-performance hardware architectures for multi-level lifting-based discrete wavelet transform *EURASIP Journal on Image and Video Processing* Vol.47.
24. **Daubachies**, I. (1992), Ten Lectures on Wavelets, Philadelphia: *Society for Industrial and Applied Mathematics (SIAM)*.
25. **Daubechies**, I. and Sweldens, W. (1988), “Orthonormal bases of compactly supported wavelets”, *Commun. Pure Appl. Math.*, vol. 41, pp 909-996.
26. **Daubechies**, I. and Sweldens, W. (1998), “Factoring wavelet transform into lifting steps,” *Journal of Fourier Analysis and Applications*, vol. 4, no. 3, pp. 247–269.
27. **Denk**, T. C. and Parhi, K. K. (1998), “Systolic VLSI architectures for 1-D discrete wavelet transforms,” in *Thirty-Second Asilomar Conf. Signals, Systems & Computers*, vol. 2, pp. 1220–1224.
28. **Design** Compiler Library. [Online]. Available: <http://www.synopsys.com>.
29. **Furuyama**, T. (2004), Trends and challenges of large scale embedded memories," In *Proc. IEEE Conference on Custom Integrated Circuits*, pp. 449-456.
30. **Galal**, S., Shacham, O., Brunhaver, J. S., Pu, J., Vassiliver, and Horowitz, A., M., (2013) FPU Generator for design Space Exploration. *IEEE 21st Symposium on Computer Arithmetic*.
31. **Gao**, Z.-R. and Xiong, C.-Y. (2005), “An efficient line-based architecture for 2-D discrete wavelet transform,” in *Proc. IEEE International Conference on Communication Circuits and Systems*, vol. 2, pp. 1322–1325.
32. **Grzeczak**, A., Mandal, M.K. and Panchanathan, S. (1996), “VLSI implementation of discrete wavelet transform,” *IEEE Transactions on Very Large Scale Integration Systems*, vol. 4, no. 4, pp. 421–433.
33. **Guo**, J.-I., Liu, C.-M., and Jen, C.-W. (1992), “The efficient memory-based VLSI array design for DFT and DCT,” *IEEE Transactions on Circuits and Systems–II: Analog and Digital Signal Processing*, vol. 39, no. 10, pp. 723–733.

34. **Hartley**, R.I. (1996), “Subexpression sharing in filters using canonic sign digit multipliers,” *IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing*, vol. 43, no. 10, pp. 677-688.
35. **Hsiao S. F.**, Wu P. H, Wen C. S. and Meher P. K. (2015) “Table Size Reduction Methods for Faithfully Rounded Lookup-Table-Based Multiplierless Function Evaluation” *IEEE Transactions On Circuits And Systems-II: Express Briefs*, Vol. 62, no. 5.
36. **Hu Y**, and Jong, C C, (2013). “A Memory-Efficient High-Throughput Architecture for Lifting-Based Multi-Level 2-D DWT” *IEEE Transactions on signal processing*, vol. 61, no. 20. pp. 4975-4987.
37. **Hu**, Y and Jong, C. C. (2015), Memory-Efficient Discrete Wavelet Transform Architecture Based on Wordlength Optimization, *IEEE conference*, 978-1-4799-8391-9.
38. **Huang**, C. T., Tseng, P. C. and Chen, L. G. (2002), “Efficient VLSI architectures of lifting-based discrete wavelet transform by systematic design method,” in 2002 *IEEE Int Symp. Circuits and Systems*, vol. 5, pp. 565–568.
39. **Huang**, C.-T., Tseng, P.-C. and Chen, L.-G. (2004), “Flipping structure: an efficient VLSI architecture for lifting-based discrete wavelet transform,” *IEEE Transactions on Signal Processing*, vol. 52, no. 4, pp. 1080-1089.
40. **Huang**, C.-T., Tseng, P.-C. and Chen, L.-G. (2005), “Generic RAM-based architectures for two-dimensional discrete wavelet transform with line-based method,” *IEEE Transactions on Circuits and Systems for Video Technology*, vol. 15, no. 7, pp. 910–919.
41. **Huang, H.A.** Liao, Y.C. and Chang, H.C., (2006) “A self- compensation fixed-width Booth multiplier and its 128-point FFT applications”. *IEEE Int. Symp. Circuits System*, pp. 3538–3541.
42. **Jain**, R. and Panda, P.R. (2007), “An efficient pipelined VLSI architecture for lifting-based 2-D discrete wavelet transform,” in Proc. *IEEE International Symposium on Circuits and Systems*, pp. 1377–1380.
43. **Jiang**, W. and Ortega, A. (2001), “Lifting factorization-based discrete wavelet transform architecture design,” *IEEE Transactions on Circuits and Systems for Video Technology*, vol. 11, no. 5, pp. 651–657.

44. **Jiun-In Guo**, Chi-Min Liu, and Chein-Wei Jen (1992) “The Efficient Memory-Based VLSI Array Designs For DFT and DCT” *IEEE Transactions On Circuits And Systems-11: Analog And Digital Signal Processing*, vol. 39, no, 10,
45. **Jou**, J. M., Shiau, Y. H. and Liu, C. C. (2001), “Efficient VLSI architectures for the biorthogonal wavelet transform by filter bank and lifting scheme,” in 2001 *IEEE Int Symp. Circuits and Systems*, vol. 2, pp. 529–532.
46. **Jou, S.J** Tsai, M.H. and Tsao Y.L., (2003), “Low-error reduced-width Booth multiplier for DSP applications. *IEEE Trans. Circuits Syst.-I* 50(11), pp.1470–1474.
47. **Kalivas** P. P., Tsirikos A., and Pekmestzi, K.Z., (2005) Pipelined array-based FIR filter folding. *IEEE Trans. Circuits Syst. I.* 52(1), 108–118.
48. **Kidambi** S. S., Guibaly F. El., and Antoniou A (1996), Area-efficient multipliers for digital signal processing applications, *IEEE Transaction on Circuits and Systems II*, vol.43, no.2, pp.90-95.
49. **KiranMaye** G. and Srinivasulu T. (2015), VLSI Architecture for Coherent 9/7 Lifting Based 2-D Discrete Wavelet Transform. *IEEE conference 978-1-4673-6540-6*.
50. **Kotteri**, K.A., Barua, S., Bell, A.E. and Carletta, J.E. (2005) “A comparison of hardware implementations of the biorthogonal 9/7 DWT: convolution versus lifting,” *IEEE Transactions on Circuits and Systems-II*, Express Briefs, vol. 52, no. 5, pp. 256–260.
51. **Kronland-** Martinet, R., Morlet, J. and Grossman, A. (1987), “Analysis of sound patterns through transform,” *International Journal of Pattern Recognition and Artificial Intelligence*, vol. 1,no. 2,pp. 273-302.
52. **Kuang** S. R., Wang J. P. and Guo C. Y. (2009), Modified Booth multipliers with a regular partial product array, *IEEE Transaction on Circuits Systems-II*, Express Brief, vol.56, no.5, pp. 404-408.
53. **Kung**, H.T. (1982), “Why systolic architectures,” *IEEE Transactions on Computers*, vol. 15, no. 1, pp. 37-46.
54. **Lai**, Y.-K., Chen, L.-F. and Shih, Y.-C. (2009), “A high-performance and memory efficient VLSI architecture with parallel scanning method for 2-D lifting-based discrete wavelet transform,” *IEEE Transactions on Consumer Electronics*, vol. 55, no. 2, pp. 400-407.

55. **Lan**, X., Zheng, N. and Liu, Y. (2005), “Low-power and high-speed VLSI architecture for lifting-based forward and inverse wavelet transform,” *IEEE Transactions on Consumer Electronics*, vol. 51, no. 2, pp. 379–385.
56. **Lee**, H.Y, Park, I.C., (2007), “Balanced binary-tree decomposition for area efficient pipelined FFT processing. *IEEE Trans. Circuits Syst. I* 54(4), 889–900.
57. **Lewis**, A. S. and Knowles, G. (1991), “VLSI architecture for 2-D Daubechies wavelet transform without multipliers,” *Electronics Letters*, vol. 27, no. 2, pp. 171–173.
58. **Lewis**, A.S. and Knowles, G. (1992), “Image compression using the 2-D wavelet transform,” *IEEE Transactions on Image Processing*, vol. 1, no. 2, pp. 244–250.
59. **Li**, C.Y., Chen Y.H., Chang T.Y., and Chen J.N., (2011) “A probabilistic estimation bias circuit for fixed-width Booth multiplier and its DCT application”. *IEEE Trans. Circuits Syst. II, Express Briefs* 58(4), pp. 215–219.
60. **Liao**, H., Mandal, M. K. and Cockburn, B. F. (2004), “Efficient architectures for 1-D and 2-D lifting-based wavelet transforms,” *IEEE Transactions on Signal Processing*, vol. 52, no. 5, pp. 1315–1326.
61. **Limqueco**, J. C. and Bayoumi, M. A. (1998), “A VLSI architecture for separable 2-D discrete wavelet transforms,” *Journal of VLSI Signal Processing*, vol. 18, no. 2, pp. 125–140.
62. **Longa**, P., Miri, A., and Bolic, M. (2008), “Modified distributed arithmetic based architecture for discrete wavelet transforms,” *Electronics Letters*, vol. 44, no. 4, pp. 270-271.
63. **Louis**, A.K., Maass, D. and Rieder, A. (1997), *Wavelets: Theory and Applications*, Wiley.
64. **Mallat**, S. G. (1989a), “A theory for multiresolution signal decomposition: The wavelet representation,” *IEEE Transactions on Pattern Analysis and Machine Intelligence*, vol. 11, no. 7, pp. 674-693.
65. **Mallat**, S. G. (1989b), Multifrequency channel decompositions of images and wavelet models,” *IEEE Transactions on Acoustics, Speech, and Signal Processing*, vol. 37, no. 12, pp. 2091-2110.

66. **Marino**, F. (2000), “Efficient high-speed/low-power pipelined architecture for the direct 2-D discrete wavelet transform,” *IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing*, vol. 47, no. 12, PP. 1476-1491.
67. **Martina**, M., and Masera, G. (2006), “Low-complexity, efficient 9/7 wavelet filters VLSI implementation”, *IEEE Transactions on Circuits and Systems–II, Express Briefs*.vol.53, no.11, pp. 1289-1293.
68. **Martina**, M., and Masera, G. (2007), “Multiplierless, folded 9/7-5/3 wavelet VLSI architecture,” *IEEE Transactions on Circuits and Systems–II, Express Briefs*, vol. 54, pp. 770-774.
69. **Masud** S. and McCanny J. (2004), “Reusable silicon IP cores for discrete wavelet transform applications,” *IEEE Trans. Circuits Syst. I*, vol. 51, no. 6, pp. 1114–1124,
70. **Meher P. K.** (2009) “New Approach to LUT Implementation and Accumulation for Memory-Based Multiplication” *IEEE conference*.
71. **Meher P. K.** (2010) “Memory-Based Computation of Inner-Product for Digital Signal Processing Applications” *International Symposium on Electronic System Design*.
72. **Meher P. K.** (2010), “New Approach to Look-Up-Table Design and Memory-Based Realization of FIR Digital Filter” *IEEE Transactions On Circuits And Systems—I: Regular Papers*, vol. 57, no. 3.
73. **Meher P. K.** (2010) “LUT Optimization for Memory-Based Computation” *IEEE Transactions On Circuits And Systems-II: Express Briefs*, vol. 57, no. 4.
74. **Meher P. K.** and Swamy M. N. S. (2007), “New systolic algorithm and array architecture for prime-length discrete sine transform”, in *IEEE Transaction of Circuits and Systems-II, Express Brief*, vol.54, no.3, pp. 262-266.
75. **Meyer**, Y. (1993), *Wavelets: Algorithms and Applications*, Philadelphia: *Society for Industrial and Applied Mathematics (SIAM)*.
76. **Mohanty B. K.** and Meher P. K. (2013), A high-performance energy-efficient architecture for FIR adaptive filter based on new distributed arithmetic formulation of block LMS algorithm, *IEEE Transactions on Signal Processing*, vol.61, no.4, pp.921-932.

77. **Mohanty** B. K. and Meher P. K., Madeed S. A., and Amira A. (2014), Memory footprint reduction for power-efficient realization of 2-D finite impulse response filters, *IEEE Transaction of Circuits and Systems-I*, Regular Papers, vol.61, no.1, pp. 120-133.
78. **Mohanty**, B. K., and Meher, P. K. (2009), “Efficient multiplierless designs for 1-D DWT using 9/7 filters based on distributed arithmetic,” in proc. *IEEE international symposium on integrated circuit*, pp. 364–367.
79. **Mohanty**, B.K. and Meher, P.K. (2011), “Memory-efficient modular VLSI architecture for high-throughput and low-latency implementation of Multi-level lifting 2-D DWT,” *IEEE Transactions on Signal Processing*, vol. 59, no. 5, pp. 2072-2084.
80. **Mohanty**, B.K. and Meher, P.K. (2013), “Memory-efficient high-speed convolution-based generic structure for Multi-level 2-D DWT,” *IEEE Transactions on Circuits and Systems for Video Technology*, vol. 23, no. 2, pp. 353-363.
81. **Mohanty**, B.K. and Meher, P.K. (2007), “Pipelined architecture for high-speed implementation of Multi-level lifting 2-D DWT using 9/7 filters,” in Proc. *IEEE International Symposium on Signals, Circuits and Systems*, pp. 1-4.
82. **Mohanty**, B.K., Mahajan, A. and Meher, P.K. (2012), “Area and power-efficient architecture for high-throughput implementation of lifting 2-D DWT,” *IEEE Transactions on Circuits and Systems–II*, Express Briefs, vol. 59, no. 7, pp. 434-438.
83. **Mohanty**, **B.K.**, Meher, P.K., and Srikanthan, (2015a) T. “Critical-path optimization for efficient hardware realization of lifting and flipping DWTs”, *IEEE International Symposium on Circuits and Systems*, pp.1186-1189, May, Portugal.
84. **Mohanty**, B.K., Meher, P.K., Swamy, M.N.S., (2015b) “Low-area and low-power reconfigurable architecture for convolution-based 1-D DWT using 9/7 and 5/3 Filters”. *28 International Conference on VLSI Design*, Bangaluru, 27-533.
85. **Mohanty**, **B.K** and Choubey A,(2017), “Efficient Design for radix-8 Booth Multiplier & its Application in Lifting 2-D DWT,” *Circuits, Systems, and Signal Processing*, Springer, Vol. 36, No. 3, pp. 1129-1149.
86. **Pan**, W., Shams, A., and Bayoumi, M. A. (1999), “NEDA: A new distributed arithmetic architectures and its application to one dimensional discrete cosine transform in Proc *IEEE Workshops on Signal processing IEEE Systems*, pp. 159–168.

87. **Parhi**, K. K. and Nishitani, T. (1993), "VLSI architectures for discrete wavelet transforms," *IEEE Transactions on Very Large Scale Integration Systems*, vol. 1, no. 2, pp. 191–202.
88. **Parhi**, K. K. (1999), *VLSI Digital Signal Processing Systems*, John Wiley & Sons.
89. **Rao**, R.M. and Bopardikar, A.S. (1999), *Wavelet Transforms: Introduction to Theory and Applications*, Pearson Education.
90. **SAED** (Synopsys Armenia Educational Department) Library 90nm, www.synopsys.com.
91. **Senhadij**, L., Carrault, G. and Bellanger, J. J. (1994), "Interictal EEG spike detection: A New framework based on the wavelet transforms," in *Proc. IEEE-SP International Symposium on Time-Frequency and Time-Scale Analysis*, pp. 548-551.
92. **Skodars**, A., Christopoulos, C., and Ebrahimi, T. (2001), "The JPEG 2000 still image compression standard," *IEEE Signal Processing Magazine*, vol. 18, no. 5, pp. 36-58.
93. **Sodagar**, I., Lee, H.-J., Hatrack, P., and Zhang, Y.-Q. (1999), "Scalable wavelet coding for synthetic/natural hybrid images," *IEEE Transactions on Circuits and Systems for Video Technology*, vol. 9, no. 2, pp. 244-254.
94. **Stoksik**, A., M.A., R.G. and Nguyen, D.T. (1994), "Accurate synthesis of fractional Brownian motion using wavelets," *Electronic Letters*, vol. 30, no. 5, pp. 383-384 .
95. **Swee**, K.L.S., Hiung, L.H., (2012) Performance comparison review of radix-based multiplier designs, *4th International conference on intelligent and advanced systems (ICIAS)*, pp 854-859.
96. **Sweldens**, W. (1996), "The lifting scheme: A custom-design construction of biorthogonal wavelets," *Applied and Computational Harmonic Analysis*, vol. 3, no. 2, pp. 186–200.
97. **Taubman**, D. and Zakhor A. (1994), "Multirate 3-d subband coding of video," *IEEE Trans. Image Processing*, vol. 3, pp. 572-588.
98. **Tian, X.**, Wu, L., Tan, Y.H., and Tian, J.W. (2011), "Efficient multi-input/multi-output VLSI architecture for two-dimensional lifting-based discrete wavelet transform ," *IEEE Transactions on Computers*, vol. 60, no. 8, pp. 1207-1211.

99. **Tseng**, P.-C., Huang, C.-T. and Chen, L.-G. (2002), “Generic RAM-based architecture for two dimensional discrete wavelet transform with line based method,” in *Proc. Asia-Pacific Conference on Circuits and Systems (APCCAS)*, vol. 1, pp. 363–366.
100. **Vetterli**, M. and Kovacevic, J. (1995), *Wavelets and Subband Coding*, Prentice Hall PTR, Englewood Cliffs, New Jersey.
101. **Vishwanath**, M. (1994), “The recursive pyramid algorithm for the discrete wavelet transform,” *IEEE Transactions on Signal Processing*, vol. 42, no. 3, pp. 673-676.
102. **Vishwanath**, M., Owens, R. M. and Irwin, M. J. (1995), “VLSI architectures for the discrete wavelet transform,” *IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal processing*, vol. 42, no. 5, pp. 305–316.
103. **Wang**, H., and Choy, C. S., (2016), “Systolic array based VLSI architecture for High throughput 2-D DWT”, *IEEE conference 978-1-5090-1830-7*.
104. **Week**, M. and Bayoumi, M. (2003), “Discrete wavelet transform: architectures, design and performance issues,” *Journal of VLSI Signal Processing*, vol. 35, no. 2, pp. 155–178.
105. **Weste**, N.H.E. and Eshraghian, K. (1993), *Principles of CMOS VLSI Design: A Systems Perspective*, Addison- Wesley.
106. **White**, S. A. (1989), “Applications of the distributed arithmetic to digital signal processing: A tutorial review,” *IEEE ASSP Magazine*, vol. 6, no. 3, pp. 4–19.
107. **Wu**, P.-C. and Chen, L.-G. (2001), “An efficient architecture for two-dimensional discrete wavelet transform,” *IEEE Transactions on Circuits and Systems for Video Technology*, vol. 11, no. 4, pp. 536-545.
108. **Xiong**, C.-Y., Tian, J.-W. and Liu, J. (2006), “A note on ‘flipping structure: An efficient VLSI architecture for lifting-based discrete wavelet transform,” *IEEE Transactions on Signal Processing*, vol. 54, no. 5, pp. 1910–1916.
109. **Yu**, C. and Chen, S.J. (1997), “VLSI implementation of 2-D discrete wavelet transform for real-time video signal processing,” *IEEE Transactions on Consumer Electronics*, vol. 43, no. 4, pp. 1270–1279.
110. **Zandi A. S**, Javidan M, Dumont G. A, and Tafreshi R. (2010) “Automated real-time epileptic seizure in scalp EEG recordings using an algorithm based on wavelet packet transform”, *IEEE Transaction on Bio-medical Eng.*, vol.57, no. 7, pp. 1639-1651.

111. **Zhang**, W., Jiang, Z., Gao, Z. and Liu, Y. (2012), “An efficient VLSI architectures for lifting-based discrete wavelet transform,” *IEEE Transactions on Circuits and Systems–II, Express Briefs*, vol. 59, no. 3, pp. 158-162.
112. **Zhang**, Y., Cao H., Jiang, H. and Li, B. (2016), “Memory-efficient high-speed VLSI implementation of multi-level discrete wavelet transform”, *Journal of Visual of Communication and Image Representation*, Vol.38, pp 297-306.