

**PARALLEL VLSI ARCHITECTURE FOR LIFTING 2-D
DWT USING RADIX-8 BOOTH MULTIPLIER**

Thesis submitted in fulfillment of the requirements for the Degree of

DOCTOR OF PHILOSOPHY

In

Electronics & Communication Engineering

Submitted

by

ABHISHEK CHOUBEY

Under the Supervision of

Prof. BASANT KUMAR MOHANTY



Department of Electronics and Communication Engineering

JAYPEE UNIVERSITY OF ENGINEERING AND TECHNOLOGY

GUNA -473226, M.P., (INDIA)

December, 2017