

LIST OF FIGURES

- Figure 1.2.1 Structure and functions of the OSI architecture
- Figure 1.3.1 Comparison of TCP/IP and OSI models
- Figure 1.4.1 The IEEE-802 LAN Model
- Figure 1.5.1 World's first LAN
- Figure 1.5.2 Timeline of Ethernet evolution
- Figure 1.6.1 IEEE 802.3 Ethernet Frame Format
- Figure 1.6.2 Enterprise LAN Topology
- Figure 1.6.3 Gigabit Ethernet protocol architecture
- Figure 1.7.1 Use of 10Gbps Ethernet has grown steadily among internet exchange providers
- Figure 1.7.2 Dominating Gigabit Ethernet links
- Figure 1.7.3 Impact of the 100Gbps Ethernet
- Figure 2.2.1 Gigabit Ethernet layer diagram
- Figure 2.2.2 Gigabit Ethernet Frame Structure with Carrier Extension
- Figure 2.2.3 1000Base-X encapsulation
- Figure 2.2.4 Gigabit Ethernet application environments and link distances
- Figure 2.2.5 Gigabit Ethernet Protocol Stack
- Figure 2.3.1 Proposed MAC Implementation Block Diagram
- Figure 2.4.1 Various stages associated with QUARTUS-II IDE
- Figure 3.1.1 Stratix II GX PCI Express Development Board Block Diagram
- Figure 3.1.2 Photograph of Top View of the Stratix II GX PCIe Development Board
- Figure 3.2.1 Block Diagram of Triple Speed Ethernet Design
- Figure 3.2.2 Parameter settings for Nios II processor
- Figure 3.2.3 Parameter settings of Triple Speed Ethernet Megacore function
- Figure 3.2.4 Components used in SOPC builder setup for the TSE design
- Figure 3.3.1 Programmable 10/100/1000Mbps Ethernet operation
- Figure 3.3.2 Block diagram of the PCS function with an embedded PMA

Figure 3.3.3 Marvell 88E1111 Gigabit Ethernet PHY Layer and GMII Interface to the FPGA

Figure 3.3.4 SFP Module Interface

Figure 3.3.5 Block Symbol file of TSE design

Figure 3.3.6 Pin Assignment for TSE design

Figure 3.3.7 Compilation Report Summary

Figure 3.5.1 Testbed setup for Performance Analysis

Figure 3.5.2 Setup for introducing errors in the Ethernet frames and Error Detection

Figure 3.5.3 Number of packet errors vs lateral displacement for 1 million packets-64,128 bytes

Figure 3.5.4 Number of packet errors vs lateral displacement for 1 million packets -1518 bytes

Figure 4.1.1 Graphical representation of BSC

Figure 4.1.2 AWGN channel model

Figure 4.3.1 Matlab Simulation model for BER performance for BSC channel

Figure 4.4.1 Tanner graph corresponding to the parity check matrix in equation

Figure 4.5.1 Matlab Simulation model for Error Correction Analysis

Figure 4.5.2 Matlab Simulation model for Error Correction interfaced with Gigabit Ethernet protocol design

Figure 5.1.1 Top view photograph of the different SFP modules

Figure 5.1.2 Line rate vs Frame length

Figure 5.1.3 Throughput vs Frame length

Figure 5.1.4 Line Rate vs Frame length

Figure 5.1.5 Throughput vs Frame length

Figure 5.1.6 Transmission time vs Frame length a) doubling data bytes b) multiplying N data bytes with a factor of 10

Figure 5.2.1 BER Performance for BSC

Figure 5.2.2 PER Performance for BSC

Figure 5.2.3 BER vs Signal to Noise Ratio (E_b/N_0) in dB

Figure 5.3.1 a) to e) Showing BER vs SNR for iteration= 5 for various number of frames

Figure 5.3.2 a) to e) Showing BER vs SNR for iteration= 10 for various number of frames

Figure 5.3.3 a) to d) Showing BER vs SNR for iteration= 5 and 10 for different block lengths and SPA log domain & SPA-Min Sum algorithms

Figure 5.3.4 a) to c) BER vs SNR for iteration= 220 to 300 and block length 256 bits

Figure 5.3.5 a) to c) Showing BER vs SNR for iteration= 20 to 300

Figure 5.3.6 a) to d) BER vs SNR for different block lengths

Figure 5.3.7 a) Comparison of LDPC codes $n=10^6$, $R=1/2$; b) Comparison of LDPC with Turbo codes for $N=10^3, 10^4, 10^5, 10^6$; c) Mackay's Results

Figure 5.3.8 a) Showing Error correction performance of LDPC codes for block length =512 bits, SPA-logdomain algorithm

b) Showing Error correction performance of LDPC codes for block length =512 bits and SPA-Min-Sum algorithm – logdomainSimple.

c) Showing Error correction performance of LDPC codes for block length =1024 bits, SPA-logdomain algorithm

d) Showing Error correction performance of LDPC codes for block length =1024 bits and SPA-Min-Sum algorithm – logdomainSimple.

e) Showing Error correction performance of LDPC codes for block length =2048 bits, SPA-logdomain algorithm

f) Showing Error correction performance of LDPC codes for block length =2048 bits and SPA-Min-Sum algorithm – logdomainSimple.